SoC Digital Design Engineer, Multimedia Lab
San Jose, CA
- Salary
- $162000 - $316800 annually
- Level
- Junior
Not stated in the posting: work type, visa.
Open. First seen 21 September 2026.
About the role
Responsibilities About the team: Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with TikTok's other open jobs.
Similar jobs
- SoC Firmware Engineer at Apple
Shares 5 skills: Perl, Verilog, FPGA… · Junior level · same country - IC Design Verification Engineer at Lumilens
Shares 5 skills: Perl, Verilog, FPGA… · same city - ASIC Design Engineer (Silicon Engineering) at SpaceX
Shares 4 skills: Verilog, FPGA, Embedded Systems… · Junior level · same country - ASIC Design Intern at SK hynix memory solutions America Inc.
Shares 4 skills: Perl, Verilog, Embedded Systems… · same city - FPGA Design and Verification Engineer at ASML
Shares 4 skills: Verilog, FPGA, Embedded Systems… · same country - Recommendation Product Manager Intern (TikTok-Product-Content Ecosystem)- 2027 Summer at TikTok
Also at this company
Is this your posting? Email info@careerholo.com to have it removed.