Apple
Design Verification Engineer
Cupertino, CA
- Salary
- $129,300 - $194,700
- Level
- Junior
Not stated in the posting: work type, visa.
This posting has closed on 16 October 2026.
About the role
Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of that…
Other openings for this role
8 postings for this role in Cupertino, CA since 2 October 2026, 4 still open. None has been taken down and posted again.
- 4 October 2026 – open
- 4 October 2026 – closed 16 October 2026
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – closed 16 October 2026
- 2 October 2026 – closed 16 October 2026 (this posting)
- 2 October 2026 – closed 16 October 2026
- 2 October 2026 – open
Salary context
22 other open postings titled Design Verification Engineer state a salary: median USD 175,000 to USD 308,500 a year.
Similar jobs
- ASIC Design Engineer (Silicon Engineering) at SpaceX
Shares 4 skills: Verilog, C, C++… · Junior level · same country - Design Verification Engineer at Baidu USA
Shares 5 skills: Perl, Verilog, C… · same country - Sr. Staff Engineer - Digital Design Verification at Ambiq Micro, Inc.
Shares 5 skills: Perl, Verilog, C… · same country - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 5 skills: Perl, Verilog, C… · same country - Senior ASIC Design Verification Engineer at K2 Space
Shares 5 skills: Perl, Verilog, C… · same country - Principal Quality Engineer / Manager at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.