SoC Physical Design Engineer, PnR
San Jose, CA
- Salary
- $129,300 - $194,700
- Level
- Junior
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and…
What this role asks for
Particular to this role
VHDL · Verilog
Rare in Apple's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Apple's other open jobs.
Other openings for this role
6 postings for this role in San Jose, CA since 1 October 2026, 2 still open. None has been taken down and posted again.
- 2 October 2026 – closed 9 October 2026
- 2 October 2026 – closed 18 October 2026
- 2 October 2026 – open (this posting)
- 2 October 2026 – open
- 1 October 2026 – closed 18 October 2026
- 1 October 2026 – closed 18 October 2026
Similar jobs
- FPGA Design Engineer II at HPR
Shares 4 skills: VHDL, Perl, Verilog… · same country - ASIC Design Engineer (Silicon Engineering) at SpaceX
Shares 3 skills: VHDL, Verilog, Python · Junior level · same country - ASIC Design Intern at SK hynix memory solutions America Inc.
Shares 3 skills: Perl, Verilog, Python · same city - FPGA Design and Verification Engineer at ASML
Shares 3 skills: VHDL, Verilog, Python · same country - FPGA Engineer at Epirus
Shares 4 skills: VHDL, Perl, Verilog… · same country - Product Quality Manager - iPhone at Apple
Also at this company
Is this your posting? Email info@careerholo.com to have it removed.