CPU Debug and Power Management Verification Engineer
Beaverton, OR
- Level
- Senior
Not stated in the posting: salary, work type, visa.
This posting has closed on 21 October 2026.
About the role
Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and…
Other openings for this role
4 postings for this role in Beaverton, OR since 2 October 2026, 2 still open. None has been taken down and posted again.
- 2 October 2026 – closed 21 October 2026 (this posting)
- 2 October 2026 – open
- 2 October 2026 – closed 21 October 2026
- 2 October 2026 – open
Similar jobs
- Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: Perl, Verilog, FPGA… · Senior level · same country - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 5 skills: Perl, Verilog, FPGA… · same country - Digital Verification Engineer at Neuralink
Shares 5 skills: Perl, Verilog, FPGA… · same country - CPU Physical Design Engineer at Qualcomm
Shares 4 skills: Perl, Verilog, C++… · Senior level · same country - Principal Quantum Design Verification Engineer at Microsoft
Shares 4 skills: Perl, Verilog, C++… · same country - Product Quality Manager - iPhone at Apple
Also at this company
More jobs like this
COMPANYJobs at Apple 860
Is this your posting? Email info@careerholo.com to have it removed.