PHY Design Verification Engineer
- Salary
- $122,700 - $214,300
- Level
- Mid
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
Would you like to join Apple's growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient design and new technologies that transform the user…
What this role asks for
Particular to this role
Bluetooth · FPGA · MATLAB
Rare in Apple's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against Apple's other open postings on this site.
Posting history
Reposted 2 times since 24 September 2026: a posting for this role in Emeryville, CA was taken down and the role was posted again.
- 4 October 2026 – closed 10 October 2026
- 2 October 2026 – open (this posting)
- 24 September 2026 – open
- 24 September 2026 – closed 30 September 2026
Similar jobs
- Senior Design Verification Engineer at HPR
Shares 5 skills: Perl, Verilog, FPGA… · same country - FPGA Design and Verification Engineer at ASML
Shares 4 skills: Verilog, FPGA, MATLAB… · same seniority · same country - Senior Electrical Design Engineer at Humanoid
Shares 5 skills: Verilog, FPGA, MATLAB… · same country - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 5 skills: Perl, Verilog, FPGA… · same country - Lead Software Developer at STR
Shares 6 skills: Verilog, FPGA, MATLAB… · same country - Principal Quality Engineer / Manager at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.