TikTok
SoC Digital Verification Engineer, Multimedia Lab
San Jose, CA
- Salary
- $162000 - $316800 annually
- Level
- Junior
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
Responsibilities About the team: Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against TikTok's other open postings on this site.
Similar jobs
- SoC Firmware Engineer at Apple
Shares 6 skills: Perl, Verilog, FPGA… · Junior level · same country - IC Design Verification Engineer at Lumilens
Shares 5 skills: Perl, Verilog, FPGA… · same city - FPGA Design & Verification Engineer-US Only at A2e Technologies
Shares 5 skills: Verilog, FPGA, Bash… · same country - FPGA Engineer (Starshield) at SpaceX
Shares 6 skills: Perl, Verilog, FPGA… · same country - FPGA Design and Verification Engineer at ASML
Shares 4 skills: Verilog, FPGA, Embedded Systems… · same country - Senior Research Scientist/AI Software Engineer, LLM/Agent Platform (TikTok-Content Ecology AI Innovation & Platform) - TikTok Content Ecology at TikTok
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.