Lead Software Engineer - Low-Power Verification
San Jose, CA
- Salary
- $114,800 - $213,200
- Level
- Lead
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our team and help build the next generation of low-power verification software for the Palladium and Protium emulation and prototyping platforms. As a Lead Software…
What this role asks for
Particular to this role
VHDL
Rare in Cadence's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Cadence's other open jobs.
See Software Engineer salaries in the United States →
Similar jobs
- ASICS Design Verification Engineer-Senior at Qualcomm
Shares 5 skills: VHDL, Perl, Verilog… · same country - Embedded Software Engineer at ALTEN Technology USA
Shares 5 skills: VHDL, Perl, Verilog… · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: VHDL, Perl, Verilog… · same country - CPU MicroArchitect / RTL Engineer - Site Lead at Apple
Shares 5 skills: VHDL, Perl, Verilog… · Lead level · same country - Principal Quantum Design Verification Engineer at Microsoft
Shares 4 skills: Perl, Verilog, C++… · same country - Lead Software Engineer at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 333
Is this your posting? Email info@careerholo.com to have it removed.