Design Engineer II
Bangalore, India
- Level
- Mid
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Minimum Qualifications: 2-4 years (with Btech) or 1-2 years (with Mtech) of experience in Post-Silicon Physical Layer Electrical Validation Deep Physical Layer…
What this role asks for
Particular to this role
FPGA · LabVIEW · PCB Design
Rare in Cadence's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Cadence's other open jobs.
Similar jobs
- NOC Design Verification Engineers (Engineer/Sr Engineer) at Qualcomm
Shares 5 skills: Verilog, FPGA, C… · same city - FPGA Digital Design Engineer at Universal Quantum
Shares 6 skills: LabVIEW, Verilog, FPGA… · same seniority - DSP Engineer at Weekday AI
Shares 5 skills: Verilog, FPGA, C… · same seniority · same country - Low Latency FPGA Developer at NK Securities Research
Shares 5 skills: Verilog, FPGA, C… · same seniority · same country - Senior Electrical Design Engineer at Humanoid
Shares 7 skills: LabVIEW, Verilog, FPGA… - Lead Software Engineer at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 334
Is this your posting? Email info@careerholo.com to have it removed.