Lead Design Engineer
- Level
- Lead
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Profile Role Title Lead Design Engineer, SoC / Subsystem / IP Design Experience 4to 18 years Qualification:BE/BTECH/ME/MTECH Role Summary Lead the design and…
What this role asks for
Particular to this role
Embedded Systems
Rare in Cadence's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against Cadence's other open postings on this site.
Other openings for this role
3 open postings for this role in Hyderabad, India, first posted 2 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open (this posting)
- 2 October 2026 – open
- 2 October 2026 – open
Similar jobs
- Design Verification Lead at Weekday AI
Shares 4 skills: Perl, Verilog, Embedded Systems… · Lead level · same country - Tech Lead ASIC Design Engineer at Astera Labs
Shares 4 skills: Perl, Verilog, Embedded Systems… · Lead level · same country - Lead FPGA Firmware Engineer at GE Vernova
Shares 4 skills: Perl, Verilog, Embedded Systems… · Lead level · same city - Senior Emulation Engineer at EnCharge AI
Shares 4 skills: Perl, Verilog, Embedded Systems… · same country - Senior RTL Design Engineer at Efficient Computer
Shares 4 skills: Perl, Verilog, Embedded Systems… - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.