Lead Application Engineer
Hsinchu, Taiwan
- Level
- Lead
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Responsibilities: • Engage with customers to understand verification challenges and identify suitable AI-assisted verification use cases. - UVM testbench and component…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Cadence's other open jobs.
Other openings for this role
2 open postings for this role in Hsinchu, Taiwan, first posted 2 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open (this posting)
- 2 October 2026 – open
Similar jobs
- DRAM Verification Engineer, Up to Sr. Staff at Qualcomm
Shares 4 skills: Perl, Verilog, Bash… · same country - Tech Lead ASIC Design Engineer at Astera Labs
Shares 4 skills: Perl, Verilog, Bash… · Lead level - Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 3 skills: Perl, Verilog, Python - Senior Design Verification Engineer at Microsoft
Shares 4 skills: Perl, Verilog, Bash… - FPGA Engineer (Starshield) at SpaceX
Shares 4 skills: Perl, Verilog, Bash… - Lead Software Engineer at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 331
Is this your posting? Email info@careerholo.com to have it removed.