Principal Firmware Engineer
Austin, TX
- Level
- Principal
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Description Be part of the Cadence DDR PHY IP Front End Design team responsible for - • Develop firmware for DDR5 PHY using microcontrollers • Developing firmware in…
What this role asks for
Standard for embedded / hardware roles
Embedded Systems · Python
Common in embedded / hardware postings at any company.
Read against Cadence's other open postings on this site.
Similar jobs
- SoC Firmware Engineer at Apple
Shares 5 skills: Perl, Verilog, C… · same country - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 5 skills: Perl, Verilog, C… · Staff level · same country - Principal Emulation Engineer at Astera Labs
Shares 5 skills: Perl, Verilog, C… · Staff level · same country - Principal ASIC Design Verification Engineer at K2 Space
Shares 5 skills: Perl, Verilog, C… · Staff level · same country - Lead Firmware Engineer at STR
Shares 4 skills: Verilog, C, Embedded Systems… · same country - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.