Mixed-Signal, Sr Principal Design Engineer
San Jose, CA
- Salary
- $154,000 - $286,000
- Level
- Principal
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links. The successful candidate…
What this role asks for
Particular to this role
MATLAB
Rare in Cadence's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Cadence's other open jobs.
Similar jobs
- Principal FPGA / RTL Design Engineer - Signal Processing at Silvus Technologies
Shares 4 skills: Perl, Verilog, MATLAB… · Staff level · same country - Mixed-Signal Behavioral Modeling Engineer at Apple
Shares 4 skills: Perl, Verilog, MATLAB… · same country - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 4 skills: Perl, Verilog, C… · Staff level · same city - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 4 skills: Perl, Verilog, C… · Staff level · same country - Sr. Staff Engineer - Digital Design Verification at Ambiq Micro, Inc.
Shares 4 skills: Perl, Verilog, C… · Staff level · same country - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting? Email info@careerholo.com to have it removed.