Hudson River Trading
Design Verification (DV) Engineer
Austin, TX
- Salary
- $200,000 - $300,000 per year
- Level
- Mid
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
The Hardware team at Hudson River Trading (HRT) creates high performance compute engines using FPGA and ASIC technology to drive low latency trading decisions on global markets. We build custom solutions across the spectrum of speed and smarts: from bespoke circuits to…
What this role asks for
Particular to this role
Machine Learning · Verilog
Rare in Hudson River Trading's other 47 open postings.
In most of Hudson River Trading's ads
Python
Named in most of its open postings, whatever the role.
Read against Hudson River Trading's other open postings on this site.
Similar jobs
- Senior Design Verification Engineer at HPR
Shares 4 skills: Verilog, FPGA, Linux… · same country - Silicon Validation Engineer, Software at Etched
Shares 6 skills: Verilog, FPGA, C++… · same seniority · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 5 skills: Verilog, FPGA, C++… · same country - Senior Electrical Design Engineer at Humanoid
Shares 5 skills: Verilog, FPGA, C++… · same country - FPGA Design Engineer at Taara
Shares 4 skills: Verilog, FPGA, C++… · same seniority · same country - Systems Engineer - R&D at Hudson River Trading
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.