Senior Silicon Logical Design Engineer
- Level
- Senior
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
About Us
Graphcore is a globally recognised leader in Artificial Intelligence computing systems. The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption.
Graphcore's standard text
As part of the SoftBank Group, Graphcore is a member of an elite family of companies responsible for some of the world’s most transformative technologies.
Job Summary
Working within the logical design team, the silicon logical design engineer is responsible for a wide range of logical design tasks. The team is responsible for delivering the Microarchitecture and RTL design to implement the chip architecture specification for Graphcore Silicon, working closely with other engineers within the Silicon team. The successful candidate will be responsible for helping the team deliver high quality micro-architecture and RTL for Graphcore chips, working within the logical design team and with the broader Silicon team to ensure we meet the company objectives for Silicon delivery.
Responsibilities and Duties
- Integrate IP and subsystems into top-level SoC designs
- Develop and maintain build and configuration environments
- Perform synthesis, linting, CDC/RDC, and timing checks at the SoC level
- Support verification and physical design teams through clean interface hand-offs
- Debug and resolve integration-related issues across multiple hierarchies
- Contribute to the continuous improvement of integration flows and automation
- Producing high quality microarchitecture and other documentation
- Ensure good communication between sites to maintain consistent working practises
Candidate Profile
Essential skills:
- Logical design experience in relevant industry
- Experience range 4-8 years in Semiconductor Industry/Product development exposure.
- Be highly motivated, a self-starter, and a team player
- Ability to work across teams and debugging issues seen to find root causes
- Degree in Computer Science, Engineering or related subject
- Ability to script in Python and/or TCL for automation and to solve design issues
- SystemVerilog
- Knowledge of digital design flows
Desirable skills:
- Processor design
- Application specific blocks
- High-speed serial interfaces
- Complex third-party IP integration
- Arithmetic pipeline design
- Floating-point design
- Design for test
- Synthesis
- Timing Analysis
- Project Planning
- Power Integrity
- Silicon transistor
Benefits:
In addition to a competitive salary, Graphcore offers a competitive benefits package. We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.
What this role asks for
Particular to this role
Verilog
Rare in Graphcore's other 187 open postings.
In most of Graphcore's ads
Python
Named in most of its open postings, whatever the role.
94% of this description is written for the role. The rest is Graphcore's standard text, folded away below.
Compared with Graphcore's other open jobs.
The team: Logical Design HIRES STEADILY
This role is one of 6 open in Logical Design. 2 were posted in the last 30 days and the oldest in October: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (5 of 6), Verilog (5 of 6), VHDL (2 of 6)
OTHER ROLES ON THIS TEAM
- Director, Logical Design posted Oct 26
- Graduate Silicon Engineer 2027 posted Oct 20
- Silicon Logical Design Engineer - Multiple Levels posted Jul 9
- Director, Silicon Logical Design posted Apr 2
- Staff Silicon Logical Design Engineer posted Oct 28
From the team and dates on Graphcore's own job board.
Similar jobs
- Senior Design Verification Engineer at Microsoft
Shares 2 skills: Verilog, Python · Senior level · same country - IP Micro-architect (RTL) design Engineer at Qualcomm
Shares 2 skills: Verilog, Python · same city - Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 2 skills: Verilog, Python - Principal FPGA Design Engineer at Terran Orbital Corporation
Shares 2 skills: Verilog, Python - Hardware Engineer II - Design Verification at HPR
Shares 2 skills: Verilog, Python - Senior Software Engineer - AI Compute Libraries at Graphcore
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.