Sr. Staff ASIC Design Engineer
- Level
- Staff
Not stated in the posting: salary, work type, visa.
Open. First seen 3 October 2026.
What this role asks for
In most of Tensordyne's ads
Generative AI
Named in most of its open postings, whatever the role.
85% of this description is written for the role. The rest is Tensordyne's standard text, folded away below.
Read against Tensordyne's other open postings on this site.
The team: Engineering HIRES STEADILY
This role is one of 18 open in Engineering. 5 were posted in the last 30 days and the oldest in April: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Generative AI (18 of 18), C++ (8 of 18), Python (8 of 18), C (5 of 18), Verilog (5 of 18), Rust (4 of 18), PCB Design (3 of 18)
OTHER ROLES ON THIS TEAM
- Sr. Compiler Engineer posted Oct 16
- Forward Deployed Inference Engineer posted Oct 5
- Staff ASIC STA Engineer posted Oct 4
- Simulation & Modeling Engineer posted Oct 1
- Systems Performance Modeling Engineer posted Sep 23
- Mid Level ASIC Design Engineer posted Aug 5
- System Software Engineer, Networking posted Jul 15
- Sr. ASIC Verification Engineer posted Jun 18
- System Software/Embedded Engineer (Diagnostics) posted Jun 9
- Sr. Staff ASIC Verification Engineer posted Jun 4
- Staff Hardware Design Engineer posted May 13
- Hardware Design Engineer posted May 13
- Sr. Hardware Sustaining-DVT Engineer posted May 13
- Principal ASIC Architect posted Apr 2
- Sr. Staff Hardware Design Engineer posted Oct 18
- Director of Product Management posted Oct 17
- Senior ASIC Physical Design Engineer posted Apr 14
From the team and dates on Tensordyne's own job board.
About the role
About Tensordyne:
Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Tensordyne is a system solution company that specializes in the design of industry-leading high-performance, low-power AI inferencing.
Our mission is to enable multimodal Generative AI inference acceleration at scale by providing safe, sustainable, high-performance AI-driven solutions for many markets. We are at the leading edge of advancing the latest research and product improvements for Al inference solutions that will make Al even more advantageous for compelling new applications. Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany.
We also have many talented team members working remotely. We prioritize our employees' well-being and their families, aiming for a healthier, happier life inside and outside work. We value their contributions and offer tailored benefits for health and financial security, catering to different life stages.
Our comprehensive benefits and competitive compensation, including flexible spending and Bonusly awards, reflect our commitment to a supportive and inspiring work environment.
About the role:
As a Sr. member of Tensordyne’s ASIC team, you will be responsible for the microarchitecture and design implementation of high-performance AI ASICs. These ASICs closely couple novel computational accelerator units, compute, interconnects, networking and 3rd-party IP blocks as needed to redefine the next generation of tokenomics for inference.
Responsibilities:
- Author micro-architecture specifications and participate in specification and test plan reviews.
- Architect and implement complex RTL designs.
- Scope third party IP requirements and solicit vendors.
- Integrate CPU and other relevant IPs into the CPU sub-system.
- Collaborate with the physical design team to resolve implementation and timing issues and to optimize power.
- Analyze code coverage and provide feedback to the verification team to achieve coverage closure.
- Perform diagnostic and post-silicon validation tests, as well as assist with software bring-up in the lab.
Required Qualifications:
- 10+ years of ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog.
- Experience in IP integration, specifically CPU IP into SoC.
- Knowledge of ARM/RISC-V/MIPS Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operation
- Familiarity with AMBA/APB/AXI Protocol
- Familiarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C ....
- Hands-on experience in all aspects of the ASIC development process with proficiency in front-end tools and methodologies.
- Familiarity with low power design. UPF flow for defining power intent of chips with multiple power domains
- Previous experience with timing closure at high frequencies is a plus.
- Interest to explore AI architectures for convolution, transformer and other kinds of workloads
- Self-starter and highly-motivated to work in a dynamic start-up environment.
- B.S. (M.S. preferred) degree in Electrical or Computer engineering.
Reasons to consider joining Tensordyne:
- Ground floor opportunity with the team; be part of shaping one of the most exciting new companies.
- Learning and development opportunities from a highly diverse and talented peer group, including experts in a wide range of fields, from Artificial Intelligence to Systems & Device Engineering.
- Competitive benefits package including Medical, Vision, Dental
- Perks including meals, snacks, drinks and us!
- Sharp, motivated co-workers in a fun office environment
- Flexible work hours & unlimited PTO policy
Tensordyne's culture was built on the following values that are equally important to us as business:
- Put people first. We only succeed when our people succeed.
- Ethics and integrity always; Being open, honest, and respectful of everyone.
- Think Big. Be ambitious and have audacious goals.
- Aim for excellence. Quality and excellence count in everything we do.
- Own it and get it done. Results matter!
- Make Each Person Better together than they would be as an individual.
- Embrace each others’ differences.
- Embrace that there will be differences.
Tensordyne's standard text
Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.
A note to Recruitment Agencies: Please don’t reach out to Tensordyne employees or leaders about our roles -- we’ve got it covered. We don’t accept unsolicited agency resumes and we are not responsible for any fees related to unsolicited resumes. Thank you for your understanding.
Similar jobs
- FPGA/Firmware Engineer at Quest Defense Systems & Solutions, Inc.
Shares 2 skills: Verilog, Generative AI · same country - Senior SoC Power Analysis & Optimization Engineer at MatX
Shares 2 skills: Verilog, Generative AI · same country - Sr. Compiler Engineer at Tensordyne
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.