Senior Formal Verification Engineer
- Salary
- $204,000 - $259,000
- Level
- Senior
- Work type
- Hybrid · Mountain View
Not stated in the posting: visa.
Open. First seen 7 March 2026.
About the role
Waymo's standard text
Waymo is an autonomous driving technology company with the mission to be the world's most trusted driver. Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Waymo Driver—The World's Most Experienced Driver™—to improve access to mobility while saving thousands of lives now lost to traffic crashes. The Waymo Driver powers Waymo’s fully autonomous ride-hail service and can also be applied to a range of vehicle platforms and product use cases.
The Waymo Driver has provided over ten million rider-only trips, enabled by its experience autonomously driving over 100 million miles on public roads and tens of billions in simulation across 15+ U.S. states.
Waymo's Compute Team is tasked with a critical and exciting mission: We deliver the compute platform responsible for running the fully autonomous vehicle’s software stack. To achieve our mission, we architect and create high-performance custom silicon; we develop system-level compute architectures that push the boundaries of performance, power, and latency; and we collaborate closely with many other teammates to ensure we design and optimize hardware and software for maximum performance. We are a multidisciplinary team seeking curious and talented teammates to work on one of the world’s highest performance automotive compute platforms.
This role follows a hybrid work schedule and you will report to a Silicon Engineering Lead.
You will:
- Define and drive formal strategy for first-pass silicon success. Own the formal verification sign-off approach across complex IP and SoC designs, utilizing advanced formal techniques (e.g., Bounded Model Checking, Datapath Validation, Connectivity, Sequential LEC, etc.)
- Architect robust and scalable FV environments. Develop and deploy reusable formal testbenches, methodology flows, and high-coverage SVA assertion suites for systemic deployment across multiple design blocks and projects
- Technical leadership & mentorship. Serve as the team's formal Subject Matter Expert, training and guiding logic designers and verification engineers to effectively incorporate formal methods into their workflows
- Strategic planning and test plan execution. Collaborate with Architecture and Design teams to translate complex system and IP specifications into comprehensive formal verification test plans
- Drive FV Infrastructure & Reporting. Maintain and enhance continuous integration, regression flows, and dashboarding to provide clear, actionable formal verification status and sign-off metrics to leadership
- Advanced bug-hunting and debugging. Apply state-of-the-art formal techniques (e.g., assume-guarantee, abstractions, reductions) to tackle and efficiently decompose the most challenging, intractable verification problems
You have:
- BS/MS/PhD in CS/EE or related field, combined with 5+ years of hands-on formal verification experience on shipping silicon products
- Deep, expert-level proficiency with at least one major commercial formal verification platform (e.g., Cadence JasperGold, Synopsys VC Formal, Mentor Questa Formal)
- High level language proficiency in C++ and/or Python
- Ability to model complex designs in SystemVerilog and advanced SystemVerilog Assertions, including writing complex cut-points and environment models for effective formal proof convergence
- Proven track record in applying advanced formal debug techniques for problem decomposition (e.g., clock domain crossings, abstractions, assume-guarantee reasoning)
- Excellent verbal and written communication skills with the ability to influence cross-functional teams (Design, Architecture, Software) and drive technical alignment
We prefer:
- Informed of latest developments in formal verification research and industry practice, identify opportunities for Waymo's silicon development process
- Experience in formally proving correctness of arithmetic units such as floating point adders and multipliers
- Knowledge/experience working with NOCs and networking topologies, protocols (Eg. AXI/AMBA)
- Understand basic principles of cache coherency
- Experience with high-performance designs
The expected base salary range for this full-time position across US locations is listed below. Actual starting pay will be based on job-related factors, including exact work location, experience, relevant training and education, and skill level. Your recruiter can share more about the specific salary range for the role location or, if the role can be performed remote, the specific salary range for your preferred location, during the hiring process.
Waymo employees are also eligible to participate in Waymo’s discretionary annual bonus program, equity incentive plan, and generous Company benefits program, subject to eligibility requirements.
Salary Range
$204,000—$259,000 USD
What this role asks for
Particular to this role
Verilog
Rare in Waymo's other 287 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
83% of this description is written for the role. The rest is Waymo's standard text, folded away below.
Compared with Waymo's other open jobs.
The team: Compute (7LR) HIRES STEADILY
This role is one of 12 open in Compute (7LR). 3 were posted in the last 30 days and the oldest in February: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
C++ (9 of 12), Python (9 of 12), Embedded Systems (7 of 12), Machine Learning (6 of 12), Verilog (6 of 12), Linux (4 of 12), CI/CD (2 of 12)
OTHER ROLES ON THIS TEAM
- Staff ML Accelerator Architect posted Oct 19
- Senior Software Engineer, GPU posted Oct 13
- Silicon Emulation Engineer posted Sep 30
- Senior Software Engineer, Compute Software posted Sep 3
- Staff SoC Design Engineer posted Aug 4
- Senior ML Compiler Engineer, Compute posted Jul 17
- Staff Silicon Product Engineer posted Jul 10
- Silicon Emulation Engineer posted Jun 15
- ASIC Design Verification Engineer posted Jun 10
- Software Engineer, Machine Learning Tooling posted Mar 16
- Senior Software Engineer, Machine Learning Performance posted Mar 16
From the team and dates on Waymo's own job board.
Similar jobs
- Formal Verification Engineer at Tenstorrent
Shares 3 skills: Verilog, C++, Python · Senior level · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 3 skills: Verilog, C++, Python · Senior level · same country - Senior Digital Verification Engineer - Contract at Efficient Computer
Shares 3 skills: Verilog, C++, Python · Senior level · same country - Design Verification Engineer at Apple
Shares 3 skills: Verilog, C++, Python · Senior level · same country - Senior ASIC Design Verification Engineer at Ethernovia, Inc.
Shares 3 skills: Verilog, C++, Python · Senior level · same country - Staff Software Engineer at Waymo
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.