Cadence
Senior Principal Design Engineer-Palladium & Protium Customer Enablement & Solutions
San Jose, CA
- Salary
- $154,000 - $286,000
- Level
- Principal
Not stated in the posting: work type, visa.
Open. First seen 9 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Join our North America Palladium and Protium HW Development team and help shape the future of system-level chip design verification. In this highly visible…
What this role asks for
Particular to this role
FPGA
Rare in Cadence's other 299 open postings.
Read against Cadence's other open postings on this site.
Similar jobs
- Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 4 skills: Verilog, FPGA, C… · Staff level · same city - Staff FPGA Design Engineer at Ursa Major
Shares 4 skills: Verilog, FPGA, C… · Staff level · same country - Senior ASIC Design Verification Engineer (AI Compute) at Persimmons
Shares 4 skills: Verilog, FPGA, C… · same city - Senior Electrical Design Engineer at Humanoid
Shares 4 skills: Verilog, FPGA, C… · same country - Principal Electrical and Firmware Systems Architect at Monarch Quantum
Shares 4 skills: Verilog, FPGA, C… · Staff level · same country - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.