Principal Design Verification Engineer
- Salary
- $142,800 - $274,800 per year
- Level
- Principal
- Work type
- On-site · California
Not stated in the posting: visa.
Open. First seen 26 October 2026.
About the role
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Microsoft's other open jobs.
The team: Silicon Engineering NEW TEAM
This team is new: its 14 open roles were posted Oct 13–20, and Microsoft had none in it before. You would be one of its first people.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Azure (14 of 14), Microsoft 365 (14 of 14), Python (8 of 14), C++ (6 of 14), C (5 of 14), Perl (5 of 14), Verilog (5 of 14)
OTHER ROLES ON THIS TEAM
- Principal Physical Design Engineer posted Oct 20
- Senior Physical Design Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- Senior Silicon Engineer posted Oct 20
- Principal Design Verification Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- Principal SOC Performance Verification Engineer posted Oct 14
- Senior Software CAD DevOps Engineer posted Oct 13
- Senior FPGA/Silicon Design Engineer posted Oct 13
- Director of Package Design posted Oct 13
- Senior Silicon CAD Software Engineer posted Oct 13
- Test Engineer (Silicon Engineering) posted Oct 13
- Senior AI Silicon Infrastructure Engineer posted Oct 13
From the team and dates on Microsoft's own job board.
Similar jobs
- Principal Electrical Engineer (Design Lead) at Midjourney
Shares 7 skills: VHDL, Verilog, FPGA… · Staff level · same country - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 7 skills: VHDL, Perl, Verilog… · Staff level · same country - ASICS Design Verification Engineer-Senior at Qualcomm
Shares 6 skills: VHDL, Perl, Verilog… · same country - Senior Embedded SW/Firmware Design Engineer at CHAOS Industries
Shares 7 skills: VHDL, Verilog, FPGA… · same country - Senior FPGA Verification Engineer at Anduril Industries
Shares 7 skills: VHDL, Perl, Verilog… · same country - Cloud Solution Architecture - Infrastructure at Microsoft
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.