Sr FPGA Design Engineer (NetSec)
- Salary
- $156,400 - $253,000 /yr
- Level
- Senior
Not stated in the posting: work type, visa.
Open. First seen 1 November 2026.
About the role
Our Mission At Palo Alto Networks®, we're united by a shared mission-to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone has a voice, and every idea…
What this role asks for
Particular to this role
Bash · FPGA · Perl · Verilog
Rare in Palo Alto Networks's other 299 open postings.
Standard for embedded / hardware roles
C · C++ · Python
Common in embedded / hardware postings at any company.
In most of Palo Alto Networks's ads
Cybersecurity
Named in most of its open postings, whatever the role.
Compared with Palo Alto Networks's other open jobs.
Similar jobs
- Modem HW Design Engineer – AI Driven Next Gen Modem Hardware Development at Qualcomm
Shares 7 skills: Perl, Verilog, Bash… · Senior level · same city - Principal FPGA Design Engineer at Terran Orbital Corporation
Shares 6 skills: Verilog, FPGA, Bash… · same country - FPGA Engineer (Starshield) at SpaceX
Shares 7 skills: Perl, Verilog, FPGA… · same country - Senior FPGA Engineer at CHAOS Industries
Shares 6 skills: Verilog, FPGA, Bash… · Senior level · same country - SoC Firmware Engineer at Apple
Shares 7 skills: Perl, Verilog, FPGA… · Senior level · same country - Principal DevOps Engineer (DexEx Platform) at Palo Alto Networks
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.