Senior ASIC Silicon Validation Engineer (NetSec)
- Salary
- $156,400 - $253,000 /yr
- Level
- Senior
Not stated in the posting: work type, visa.
Open. First seen 7 November 2026.
About the role
Our Mission At Palo Alto Networks®, we're united by a shared mission-to protect our digital way of life. We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge technology and bold thinking. Here, everyone has a voice, and every idea…
What this role asks for
Particular to this role
Verilog
Rare in Palo Alto Networks's other 299 open postings.
Standard for embedded / hardware roles
C · Python
Common in embedded / hardware postings at any company.
In most of Palo Alto Networks's ads
Cybersecurity
Named in most of its open postings, whatever the role.
Compared with Palo Alto Networks's other open jobs.
Similar jobs
- Silicon Validation Engineer, Software at Etched
Shares 4 skills: Verilog, C, Machine Learning… · same country - Senior Silicon Design Verification Engineer at Microsoft
Shares 3 skills: Verilog, C, Python · Senior level · same country - Research Engineer, Training & Inference at Harmonic
Shares 5 skills: Verilog, C, LLM… · same country - GPU HW Research Engineer (San Diego/Boxborough) at Qualcomm
Shares 5 skills: Verilog, C, LLM… · same country - Validation and Verification Engineer, Aviation Engineering at Skyryse
Shares 3 skills: Verilog, C, Python · same country - Principal Product Manager - Synthetic Monitoring / Digital Experience Monitoring (Cortex XCOR/Chronosphere) at Palo Alto Networks
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.