Design Verification Engineer (Silicon Engineering)
- Salary
- $135,000 - $155,000
- Level
- Junior
Not stated in the posting: work type, visa.
Open. First seen 15 July 2026.
About the role
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on…
What this role asks for
Particular to this role
MATLAB · Verilog
Rare in SpaceX's other 299 open postings.
Standard for embedded / hardware roles
Embedded Systems · Python
Common in embedded / hardware postings at any company.
Read against SpaceX's other open postings on this site.
Other openings for this role
2 open postings for this role in Palo Alto, CA, first posted 14 July 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 15 July 2026 – open (this posting)
- 14 July 2026 – open
Salary context
5 other open postings titled Design Verification Engineer (Silicon Engineering) state a salary: median USD 125,000 to USD 145,000 a year.
Similar jobs
- FPGA Design and Verification Engineer at ASML
Shares 4 skills: Verilog, MATLAB, Embedded Systems… · same country - FPGA Design & Verification Engineer-US Only at A2e Technologies
Shares 3 skills: Verilog, Embedded Systems, Python · same country - Design Verification Engineer at Cerebras Systems
Shares 3 skills: Verilog, Embedded Systems, Python · same country - Systems Intern - Validation, Software, Design, Architecture & Packaging (USA) at Tenstorrent University Jobs
Shares 3 skills: Verilog, Embedded Systems, Python · same country - FPGA Design Engineer at Taara
Shares 3 skills: Verilog, Embedded Systems, Python · same country - Application Software Engineer, Flight Software at SpaceX
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.