Cadence
Senior Principal Digital Design Engineer
San Jose, CA
- Salary
- $154,000 - $286,000
- Level
- Principal
Not stated in the posting: work type, visa.
Open. First seen 29 September 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position Overview As a Senior Principal Digital Design Engineer, you will be responsible for the design, development, and ongoing support of system-level memory IP…
Similar jobs
- Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 2 skills: Perl, Verilog · Staff level · same country - Sr. Staff Engineer - Digital Design Verification at Ambiq Micro, Inc.
Shares 2 skills: Perl, Verilog · Staff level · same country - Sr./Staff /Sr. Staff Engineer, IP Design (ASIC) at SK hynix memory solutions America Inc.
Shares 2 skills: Perl, Verilog · Staff level · same city - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 2 skills: Perl, Verilog · Staff level · same city - STA Physical Design Engineer, Senior Principal at Astera Labs
Shares 2 skills: Perl, Verilog · Staff level · same city - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.