Apple
ASIC Design Engineer
Beaverton, OR
- Level
- Senior
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Sophisticated, hard-working people…
What this role asks for
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
Read against Apple's other open postings on this site.
Similar jobs
- Senior ASIC Design Verification Engineer at K2 Space
Shares 3 skills: Perl, Verilog, Python · Senior level · same country - Sr./Staff /Sr. Staff Engineer, IP Design (ASIC) at SK hynix memory solutions America Inc.
Shares 3 skills: Perl, Verilog, Python · same country - Senior RTL Design Engineer at Efficient Computer
Shares 3 skills: Perl, Verilog, Python · Senior level · same country - Design Verification Engineer, Hardware at River AI Inc.
Shares 3 skills: Perl, Verilog, Python · Senior level · same country · ✓ Visa sponsorship - Sr. ASIC Verification Engineer at Tensordyne
Shares 3 skills: Perl, Verilog, Python · Senior level · same country - Principal Quality Engineer / Manager at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.