Design Verification Engineer
- Salary
- $175,000 - $308,500
- Level
- Mid
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other's ideas stronger. That happens because every one of…
What this role asks for
Particular to this role
Embedded Systems · LLM · Prompt Engineering
Rare in Apple's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against Apple's other open postings on this site.
Other openings for this role
9 postings for this role in Austin, TX since 2 October 2026, 7 still open. None has been taken down and posted again.
- 4 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – closed 12 October 2026
- 2 October 2026 – open (this posting)
- 2 October 2026 – closed 15 October 2026
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
Salary context
21 other open postings titled Design Verification Engineer state a salary: median USD 175,000 to USD 308,500 a year.
Similar jobs
- Senior ASIC Design Verification Engineer at K2 Space
Shares 6 skills: Perl, Verilog, C… · same country - Senior ASIC Design Verification Engineer at Palo Alto Networks
Shares 6 skills: Perl, Verilog, C… · same country - Design Verification Engineer at Baidu USA
Shares 5 skills: Perl, Verilog, C… · same country - Senior ASIC Design Verification Engineer (AI Compute) at Persimmons
Shares 4 skills: Verilog, C, Embedded Systems… · same country - FPGA Engineer (Starshield) at SpaceX
Shares 6 skills: Perl, Verilog, C… · same seniority · same country - Principal Quality Engineer / Manager at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.