Sr Principal Design Engineer
Bangalore, India
- Level
- Principal
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. 12-14 yrs of work experiences in VLSI domain with Master's/bachelor's degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology…
Posting history
Reposted once since 20 September 2026: a posting for this role in Bangalore, India was taken down and the role was posted again.
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open (this posting)
- 20 September 2026 – closed 29 September 2026
Similar jobs
- Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 2 skills: Perl, Verilog · Staff level · same city - Principal Physical Design Engineer at Astera Labs
Shares 2 skills: Perl, Verilog · Staff level · same country - Design Verification Lead at Weekday AI
Shares 2 skills: Perl, Verilog · same city - Senior RTL Design Engineer at Envision Employment Solutions
Shares 2 skills: Perl, Verilog - Senior Emulation Engineer at EnCharge AI
Shares 2 skills: Perl, Verilog · same country - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.