Principal Design Engineer
Pune, India
- Level
- Principal
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence IP Tensilica group is a leading provider of configurable embedded processor technology, with a growing presence in the Automotive Safety market. As a member of…
What this role asks for
Particular to this role
Unix
Rare in Cadence's other 299 open postings.
Compared with Cadence's other open jobs.
Other openings for this role
3 postings for this role in Pune, India since 2 October 2026, 2 still open. None has been taken down and posted again.
- 2 October 2026 – closed 16 October 2026
- 2 October 2026 – open (this posting)
- 2 October 2026 – open
Similar jobs
- Staff Engineer – Synthesized Model IP Design at Qualcomm
Shares 3 skills: Perl, Verilog, C · Staff level · same country - Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 3 skills: Perl, Verilog, C · Staff level · same country - Senior RTL Design Engineer at Envision Employment Solutions
Shares 3 skills: Perl, Verilog, C - Senior ASIC Design Verification Engineer at Palo Alto Networks
Shares 4 skills: Perl, Verilog, Unix… - Principal Quantum Design Verification Engineer at Microsoft
Shares 3 skills: Perl, Verilog, C · Staff level - Lead Software Engineer at Cadence
Also at this company
More jobs like this
COMPANYJobs at Cadence 333
Is this your posting? Email info@careerholo.com to have it removed.