ASIC Design Engineer - Pixel IP
- Salary
- $150,400 - $277,600
- Level
- Mid
Not stated in the posting: work type, visa.
Open. First seen 4 October 2026.
About the role
Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you'll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and…
What this role asks for
Particular to this role
FPGA
Rare in Apple's other 299 open postings.
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
Read against Apple's other open postings on this site.
Other openings for this role
3 open postings for this role in Sunnyvale, CA, first posted 4 October 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 4 October 2026 – open
- 4 October 2026 – open (this posting)
- 4 October 2026 – open
Similar jobs
- FPGA Design Engineer II at HPR
Shares 4 skills: Perl, Verilog, FPGA… · same seniority · same country - IC Design Verification Engineer at Lumilens
Shares 4 skills: Perl, Verilog, FPGA… · same seniority · same country - ASIC Design Engineer (Silicon Engineering) at SpaceX
Shares 3 skills: Verilog, FPGA, Python · same country - Senior SoC Digital Design Engineer, Multimedia Lab at TikTok
Shares 4 skills: Perl, Verilog, FPGA… · same country - FPGA Design and Verification Engineer at ASML
Shares 3 skills: Verilog, FPGA, Python · same seniority · same country - Software Engineer - Regulatory AI & Connected Data at Apple
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.