DFT Engineer CH, UK
- Level
- Senior
- Work type
- Hybrid · Saint
Not stated in the posting: salary, visa.
Open. First seen 22 October 2026.
About the role
Challenges are our drive, innovation our calling. We at Kandou are a team of passionate accomplished professionals making a mark in the semiconductor industry. We're an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry, continuously developing to meet the demands of not just the customers of today, but of tomorrow too. If you love to be part of a high-tech scale-up and are motivated by pushing your limits and challenging the status quo, we have an opportunity for you.
We are actively seeking a resourceful DFT Engineer based in Lausanne, Switzerland or UK
Key Responsibilities:
- Hierarchical MBIST and scan insertion, BSD implementation
- ATPG pattern generation, coverage analysis, converging to high coverage metrics
- Pattern simulations with timing
- Defining test mode timing constraints, analyzing the timing reports and converge timing
- Developing cycle accurate functional patterns using IJTAG methodology
- Closely working with the test and production engineering teams to debug and bring up devices at probe and final test
- Debugging silicon issues
Skills:
- Excellent communication skills, and strong team player with can do type of attitude
- Excellent debugging skills
- Good scripting skills to develop automation
Qualifications:
- 5+ years of DFT experience including implementation, test pattern development, and simulation
- Proven experience in contributing to DFT solution to complex designs
- Experience working with IJTAG methodologies
- Experience with hierarchical MBIST insertion, hierarchical scan insertion and scan compression methodologies
- Experience in ATPG pattern generation for different kinds of fault models, fault coverage analysis and converging to high coverage metrics
- Good debug capabilities in simulating patterns with timing
- Experience with industry standard EDA tools for DFT, timing, and simulation
- Knowledge of System Verilog
Education:
- Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering (equivalent or higher)
What this role asks for
Particular to this role
Verilog
Rare in Kandou AI's other 33 open postings.
Compared with Kandou AI's other open jobs.
The team: RnD HIRES STEADILY
This role is one of 9 open in RnD. 1 was posted in the last 30 days and the oldest in August: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
C (4 of 9), Embedded Systems (4 of 9), Python (4 of 9), C++ (3 of 9), RTOS (3 of 9), Verilog (3 of 9), FPGA (2 of 9)
OTHER ROLES ON THIS TEAM
- 2) Staff Engineer – Embedded Firmware – CXL/PCIe/Memory controller - Pune & Hyderabad posted Sep 24
- Modeling Engineer posted Sep 22
- FPGA Engineer posted Sep 16
- Staff Engineer – Embedded SoC Firmware – DDR Memory controller - Pune & Hyderabad posted Sep 11
- Software Engineer (Firmware) posted Sep 4
- PCB Layout Engineer posted Aug 26
- Silicon Validation Manager posted Aug 19
- Analog Design Engineer posted Aug 19
From the team and dates on Kandou AI's own job board.
Similar jobs
- Customer Platform, SDK & Interoperability Architect - Randa 1.6T AEC Platform at Kandou AI
Also at this company - Platform Validation Lead / Manager at Kandou AI
Also at this company - Embedded Software Technical Lead at Kandou AI
Also at this company - Firmware Lead at Kandou AI
Also at this company - Principal Development Engineer — Connector & Cable Interconnect at Kandou AI
Also at this company - Advanced R&D - Physical Design Engineer at Kandou AI
Also at this company
Is this your posting? Email info@careerholo.com to have it removed.