RTL Design Engineer - Security /Staff
- Level
- Staff
- Work type
- On-site · Bengaluru
Not stated in the posting: salary, visa.
Open. First seen 26 October 2026.
About the role
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Develop micro-architecture and RTL design for Cores related to security. Responsible for block level design. · Micro architecture and enabling SW teams…
What this role asks for
Particular to this role
Perl · Verilog
Rare in Qualcomm's other 145 open postings.
In most of Qualcomm's ads
Python
Named in most of its open postings, whatever the role.
Compared with Qualcomm's other open jobs.
The team: Hardware Engineering
This role is one of 10 open in Hardware Engineering. 10 were posted in the last 30 days.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Embedded Systems (4 of 10), Perl (4 of 10), Python (4 of 10), FPGA (3 of 10), Verilog (3 of 10), C (2 of 10), C++ (2 of 10)
OTHER ROLES ON THIS TEAM
- NPU Design implementation (Synthesis) Principal/Manager posted Oct 7
- PMIC Design Verification Sr Engineer posted Oct 7
- CPU Core Validation Engineer (Staff/Senior Staff) - CPU Pipeline and uarch experts posted Oct 7
- Memory Circuit Designer posted Oct 7
- Sr. Director, AI Technology & Manufacturing posted Oct 7
- GPU (RTL) Design - Sr Engineer posted Oct 6
- MBIST Diagnostics Engineer - Sr Staff/Staff Engineer posted Oct 5
- Hardware Design Engineer - Sr Staff (Austin OR San Diego) posted Oct 1
- Sr Hardware Design Engineer posted Oct 1
From the team and dates on Qualcomm's own job board.
Similar jobs
- Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 5 skills: Perl, Verilog, C… · Staff level · same city - Lead Design Engineer at Cadence
Shares 5 skills: Perl, Verilog, C… · same country - Senior Emulation Engineer at EnCharge AI
Shares 5 skills: Perl, Verilog, C… · same country - Senior Machine Learning Engineer at Roku
Shares 4 skills: Perl, C, C++… · same city - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 5 skills: Perl, Verilog, C… · Staff level - ASICS Design Verification Engineer (Vancouver, Markham OR Remote) at Qualcomm
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.