Lead Design Engineer
- Level
- Lead
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Role Overview: The DV Architect is a senior technical leadership role responsible for the strategic vision and infrastructure of verification for next-generation…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against Cadence's other open postings on this site.
Other openings for this role
4 open postings for this role in Pune, India, first posted 14 March 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open
- 2 October 2026 – open (this posting)
- 2 October 2026 – open
- 14 March 2026 – open
Similar jobs
- Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 5 skills: Perl, Verilog, C… · same country - Senior Emulation Engineer at EnCharge AI
Shares 5 skills: Perl, Verilog, C… · same country - Design Verification Engineer at Apple
Shares 5 skills: Perl, Verilog, C… - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 5 skills: Perl, Verilog, C… - Design Verification Engineer at Baidu USA
Shares 5 skills: Perl, Verilog, C… - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.