Lead Design Engineer
- Level
- Lead
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Job Responsibilities: • The Candidate will have design responsibility, including floor planning, power grid design, place and route, clock tree synthesis, timing/SI…
What this role asks for
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Read against Cadence's other open postings on this site.
Other openings for this role
4 open postings for this role in Pune, India, first posted 14 March 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open
- 2 October 2026 – open
- 2 October 2026 – open (this posting)
- 14 March 2026 – open
Similar jobs
- Principal Physical Design Engineer at Astera Labs
Shares 2 skills: Perl, Python · same country - FPGA Engineer - Chip Design at Weekday AI
Shares 2 skills: Perl, Python · same country - Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 2 skills: Perl, Python · same country - DFT Architect (Physical Design & Chiplet) at Envision Employment Solutions
Shares 2 skills: Perl, Python · Lead level - R&D Engineer DevOps - IDC at Hitachi Energy
Shares 2 skills: Perl, Python · same country - Application Engineer - Custom IC at Cadence
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.