CPU Micro-architect/RTL Designer (Multiple Locations), Italy
- Salary
- €54,000 - €80,400
- Level
- Lead
- Work type
- On-site · Rome RM
Not stated in the posting: visa.
Open. First seen 26 October 2026.
About the role
Company: Qualcomm Europe, Inc. Italy Branch Office Job Area: Engineering Group, Engineering Group > CPU Engineering General Summary: Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will…
What this role asks for
In most of Qualcomm's ads
Python
Named in most of its open postings, whatever the role.
Compared with Qualcomm's other open jobs.
The team: CPU Engineering
This role is one of 15 open in CPU Engineering. 15 were posted in the last 30 days.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (10 of 15), Perl (5 of 15), C++ (4 of 15), Verilog (4 of 15), Embedded Systems (3 of 15), VHDL (3 of 15), ANSYS (2 of 15)
OTHER ROLES ON THIS TEAM
- CPU Verification Engineer posted Oct 8
- DV CAD Engineer posted Oct 7
- CPU SRAM Design Engineer posted Oct 7
- CPU Post-Silicon Performance Engineer posted Oct 7
- CPU Physical Design CAD Engineer (Sr Staff) posted Oct 6
- CPU Server Physical Design Methodology, Infrastructure and Automation Engineer posted Oct 6
- Senior Software Engineer — RISC-V Instruction Set Simulator posted Oct 2
- Software Engineer — RISC-V Random Test Generator posted Oct 2
- Senior Software Engineer — RISC-V Instruction Set Simulator (Simulator Engineer) posted Oct 2
- CPU Verification Engineer (RISC-V) posted Oct 2
- CPU Micro-Architecture and RTL Design Engineer (RISC-V) posted Oct 2
- CPU STA CAD Engineer posted Oct 2
- CPU SRAM Design Engineer - Sr Staff / Principal posted Oct 2
- CPU Server Physical Design Engineer, Santa Clara posted Oct 1
From the team and dates on Qualcomm's own job board.
Similar jobs
- CPU MicroArchitect / RTL Engineer - Site Lead at Apple
Shares 4 skills: VHDL, Perl, Verilog… · Lead level - Lead FPGA Development Engineer at GE Vernova
Shares 4 skills: VHDL, Perl, Verilog… · Lead level - Lead Solutions Engineer at Cadence
Shares 4 skills: VHDL, Perl, Verilog… · Lead level - Lead Software Engineering - C++ at JPMorgan Chase
Shares 4 skills: VHDL, Perl, Verilog… · Lead level - Senior Digital System Designer at PsiQuantum
Shares 3 skills: VHDL, Verilog, Python - ASICS Design Verification Engineer (Vancouver, Markham OR Remote) at Qualcomm
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.