Senior Digital Design Verification Engineer GPU Hardware - Athens or Patra, Greece
- Salary
- €38,400 - €57,600
- Level
- Senior
- Work type
- On-site · Marousi
Not stated in the posting: visa.
Open. First seen 28 October 2026.
About the role
Company: Qualcomm Europe, Inc., Greek Branch Office Job Area: Engineering Group, Engineering Group > GPU ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives…
What this role asks for
Standard for embedded / hardware roles
C++ · Python
Common in embedded / hardware postings at any company.
Compared with Qualcomm's other open jobs.
The team: GPU ASICS Engineering HIRES STEADILY
This role is one of 18 open in GPU ASICS Engineering. 10 were posted in the last 30 days and the oldest in October: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
C (11 of 18), C++ (11 of 18), Python (11 of 18), Verilog (11 of 18), FPGA (8 of 18), Perl (6 of 18), Airflow (4 of 18)
OTHER ROLES ON THIS TEAM
- GPU Design Verification Engineer, Senior posted Oct 28
- GPU HLM Engineer - Cork, Ireland posted Oct 27
- Senior GPU DV Engineer posted Oct 26
- Digital Verification Engineer - Athens or Patra, Greece posted Oct 21
- Staff Digital Verification Engineer GPU Hardware Design - Athens or Patra, Greece posted Oct 21
- Staff Digital Design Engineer GPU Hardware - Athens posted Oct 20
- GPU Power Engineer posted Oct 8
- GPU Validation and Emulation Engineer - Qualcomm - Cambridge, UK posted Oct 2
- GPU Design Verification Engineer posted Oct 1
- GPU Design Verification Engineer posted Sep 17
- GPU Compiler Engineer - Multiple Levels (Evergreen) posted Sep 17
- GPU Compiler Engineer - Multiple Levels posted Sep 17
- GPU Validation and Emulation Engineer, Senior posted Sep 17
- Senior Staff Formal Verification Engineer posted Sep 17
- Senior Staff GPU Kernel Mode Driver Engineer posted Sep 17
- Staff GPU Engineer - Cork, Ireland posted Sep 17
- GPU Compiler Development Engineer, up to Sr. Staff (Hsinchu/Taipei) posted Oct 15
From the team and dates on Qualcomm's own job board.
Similar jobs
- Senior Design Verification Engineer at Astera Labs
Shares 6 skills: Perl, Verilog, FPGA… · Senior level - Hardware Engineer II - Design Verification at HPR
Shares 5 skills: Perl, Verilog, FPGA… - Senior Staff Engineer, Design Verification at Samsung Semiconductor
Shares 6 skills: Perl, Verilog, FPGA… - Design Verification Engineer at Apple
Shares 5 skills: Perl, Verilog, C… · Senior level - Design Verification Engineer at Microsoft
Shares 5 skills: Perl, Verilog, C… - High-Speed Analog & Mixed-Signal PHY Design Engineer at Qualcomm
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.