Physical Design Engineer, Senior Lead
Hyderabad, Telangāna, India
- Level
- Lead
- Work type
- On-site · Hyderabad
Not stated in the posting: salary, visa.
Open. First seen 29 October 2026.
About the role
Company: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital…
What this role asks for
Particular to this role
FPGA
Rare in Qualcomm's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Qualcomm's other open jobs.
The team: Hardware Engineering HIRES STEADILY
This role is one of 263 open in Hardware Engineering. 63 were posted in the last 30 days and the oldest in October: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
FPGA (137 of 263), Python (132 of 263), Perl (95 of 263), C++ (71 of 263), Verilog (66 of 263), C (51 of 263), Embedded Systems (47 of 263)
OTHER ROLES ON THIS TEAM
- Embedded Systems and CPU Content Developer (Staff/Senior Staff) posted Oct 29
- Component Engineer, Sr posted Oct 29
- NOC DV Sr Lead Engineer posted Oct 29
- Sr Staff System Modelling Engineer posted Oct 29
- Staff Engineer – SoC Validation Framework & Infrastructure posted Oct 28
- Senior System Design Architect posted Oct 28
- Senior Product Development & Test Engineer, Power Management & Mixed Signal IC posted Oct 28
- Sr. Staff Hardware Design Engineer, AI Accelerators posted Oct 27
- Sr. Staff Hardware Design Engineer, Rack Scale - Team Lead (AI Data Center) posted Oct 27
- Power Design Engineer, up to Staff posted Oct 27
- CPU Design Verification Sr Lead Engineer posted Oct 26
- RF Product and Test Development Engineer posted Oct 24
- DDR STA/Timing Engineer, Lead posted Oct 24
- STA - Lead Engineer posted Oct 23
- Senior Staff Engineer, Customer Quality posted Oct 23
- Automotive SOC Product Development and Test Engineer, Senior / Staff (Test Program Owner) posted Oct 22
- PMIC Applications Engineer posted Oct 22
- RF Applications Engineer, Senior Lead posted Oct 22
- Senior Factory SDK and Firmware Validation Engineer (Neihu) posted Oct 21
- Cloud Hardware Design Engineer, up to Staff (Neihu) posted Oct 21
- Product Engineering posted Oct 21
- IP Micro-architect (RTL) design Engineer posted Oct 21
- Full Stack Software Engineer, Staff posted Oct 21
- Memory CAD Software Engineer posted Oct 16
- Senior Memory Characterization Engineer posted Oct 16
- RFFE Tesing Engineer, Senior posted Oct 16
- NOC Design Verification Sr Lead Engineer posted Oct 15
- Product Development Test Engineering posted Oct 15
- Serdes PHY Analog Design Engineer posted Oct 15
- Digital Design R&D Engineer (Lead/Staff) posted Oct 15
- NPU Physical Design Engineer (Lead/Staff/Sr Staff) posted Oct 15
- Digital Test Engineer, Staff posted Oct 14
- DSP / NPU Design Verification Sr Staff Engineer posted Oct 14
- NPU Design Verification Sr Engineer posted Oct 14
- RF Product Test Engineer posted Oct 14
- Sr. Engineer, System Level Test posted Oct 14
- Sr Staff, Product and Test Engineer posted Oct 14
- Program Manager, Engineering Operations posted Oct 14
- CPU Staff/Senior Staff Engineer – ARM GIC & CPU Post-Silicon Validation posted Oct 13
- RTL Design(AI/ML) -Principal Engineer posted Oct 13
- Turing Design Verification Principal Manager posted Oct 13
- NOC DV Sr Lead Engineer posted Oct 13
- CPU Design Sr Staff Verification Engineer posted Oct 13
- CPU PostSi Val Staff Engineer posted Oct 13
- SOC Power Design -Staff/Sr Staff posted Oct 13
- Senior Component Engineer, AI Infrastructure & Data Center Systems posted Oct 13
- CPU STA Engineer, Sr Engineer posted Oct 12
- IP Verification Lead Engineer, Sr posted Oct 12
- NPU Staff Design Verification Engineer posted Oct 12
- System Level Test (SLT) Automation Engineer, Senior posted Oct 12
- NOC DV Sr Engineer posted Oct 12
- NOC DV Staff Engineer posted Oct 12
- DV Power Vectors & Window Extraction Engineer (Staff/Sr Staff) posted Oct 11
- Director, Physical Design (Custom Silicon Group) posted Oct 11
- Senior HSIO/DDR Bench Test Engineer posted Oct 9
- RTL Design Engineer - Security /Staff posted Oct 8
- NPU Design implementation (Synthesis) Principal/Manager posted Oct 7
- PMIC Design Verification Sr Engineer posted Oct 7
- CPU Core Validation Engineer (Staff/Senior Staff) - CPU Pipeline and uarch experts posted Oct 7
- Memory Circuit Designer posted Oct 7
- Sr. Director, AI Technology & Manufacturing posted Oct 7
- MBIST Diagnostics Engineer - Sr Staff/Staff Engineer posted Oct 5
- Sr Hardware Design Engineer posted Oct 1
- Peripherals (Ethernet) Validation Engineer - Sr. Lead / Staff posted Sep 28
- NPU AI/Processor Synthesis Engineer- Sr Lead posted Sep 26
- NPU/AI Processor Synthesis (Design implementation) - Staff Engineer posted Sep 25
- Physical Design Sr / Lead / Staff Engineer - Camera posted Sep 25
- Design Verification - Senior Staff Engineer posted Sep 25
- Digital Test Engineer, Staff posted Sep 25
- Senior Hardware Engineer, Power Delivery (AI Data Center) posted Sep 24
- PostSi Debug Validation Engineer posted Sep 24
- Silicon Test Engineer posted Sep 23
- PMIC Systems and Validation Engineer, Staff posted Sep 23
- PMIC Systems Validation Engineer posted Sep 23
- PMIC Systems and Validation Engineer, Senior posted Sep 23
- FPGA prototyping/FPGA design Engineer (Lead/Staff) posted Sep 23
- SoC STA/Timing Engineer (Senior Staff/Principal) posted Sep 23
- #Hardware Design Engineer posted Sep 18
- SoC Physical Design Engineer (Senior/Lead) posted Sep 18
- Design Implementation Engineer, Sr Lead posted Sep 18
- Product Test Engineer, up to Staff posted Sep 18
- Sr. Engineer, RF Test Development posted Sep 17
- Senior System and Hardware Validation Engineer posted Sep 17
- Sr. Staff Hardware Design Engineer, SoC/SIP posted Sep 17
- RMA Engineer, Staff – Hyperscaler/Server Products posted Sep 17
- Sr. Staff Engineer, System Level Test posted Sep 17
- Senior Digital Test Engineer posted Sep 17
- DSP Application Engineer, Staff posted Sep 17
- Hardware Design Engineer – Application Engineering, Staff posted Sep 17
- DFT Engineer, Senior posted Sep 17
- Sr. Staff Hardware Engineer, System Level Test (Technical Lead) posted Sep 17
- Staff Quality Engineer, Customer Quality posted Sep 17
- DFT Engineer (Senior to Staff level) posted Sep 17
- DFT Engineer, Principal posted Sep 17
- Synthesis Engineer, Sr Lead posted Sep 17
- Sr. Product and Test Engineer posted Sep 17
- PMIC Design Engineer, Staff posted Sep 17
- PMIC Design Engineer, Sr Staff posted Sep 17
- RISCV CPU Design Verification Staff Engineer posted Sep 17
- RISCV CPU Design Verification Principal Manager/ Engineer posted Sep 17
- RISCV CPU Design Verification Staff Engineer posted Sep 17
- Synthesis Engineer posted Sep 17
- Senior Hardware Test Engineer posted Sep 17
- Hardware Engineer posted Sep 17
- Hardware Platform Architect posted Sep 17
- System Level Test Engineer - Staff posted Sep 17
- Staff Customer Quality Engineer posted Sep 17
- Staff Failure Analysis Engineer - Advanced Packaging Technologies posted Sep 17
- RF Product and Bench Test Engineer, Staff posted Sep 17
- Staff Test Engineer, Hardware Security posted Sep 17
- Senior HSIO Bench Test Engineer posted Sep 17
- RMA Engineer, Sr. – Hyperscaler/Server Products posted Sep 17
- Wireless R&D IP Verification Sr Engineer posted Sep 16
- Senior Engineer - DFT posted Sep 16
- Product Engineering posted Sep 15
- SoC Design Implementation Engineer (Up to Principal Level) posted Sep 15
- SoC Design Verification Engineer (Up to Principal Level) posted Sep 15
- SoC RTL Design Engineer (Up to Principal Level) posted Sep 15
- CPU Physical Design Engineer (Senior/Lead) posted Sep 11
- Senior SoC Physical Design Engineer posted Sep 11
- New Product Introduction (NPI) and Return Material Authorization (RMA), Engineer to Senior Engineer posted Sep 10
- Process Engineer posted Sep 10
- RISCV Infra System IP DV - Sr Staff Engineer posted Sep 10
- RISCV Infra System IP DV - Sr Lead Engineer posted Sep 10
- Sr. System Level Test Engineer posted Sep 9
- Engineer, System Level Test Automation Development posted Sep 9
- Staff Engineer - DFT posted Sep 9
- SoC STA Engineer posted Sep 9
- Physical Design , Principal Engineer/Director, (Custom Silicon Group) posted Sep 9
- Staff Engineer – STA Methodology/CAD posted Sep 9
- Staff Physical Design Engineer - Custom Silicon Group posted Sep 9
- SoC Physical Design CAD Engineer (Staff/Sr Staff) posted Sep 9
- SoC Physical Design Engineer (Senior to Principal) posted Sep 9
- RISCV CPU Design Verification (Multiple Levels) posted Sep 9
- SoC Physical Design Engineer, Senior Staff posted Sep 8
- Senior HSIO/DDR Bench Test Engineer posted Sep 8
- Peripheral Validation Engineer (Lead/Staff) posted Sep 8
- Test Engineer – HSIO ATE Test Development & Characterization, Engineer to Senior Engineer posted Sep 7
- CPU Physical Design Engineer, Staff posted Sep 7
- Lead Sr/Staff Engineer (HW board design) posted Sep 3
- Synthesis- Lead /Staff Engineer posted Sep 2
- Staff Engineer ( Platform FW integration) posted Sep 1
- AI Engineer posted Sep 1
- Silicon Test Engineer (Digital) posted Sep 1
- Senior Staff, DFT Engineering posted Sep 1
- Staff Engineer – Synthesized Model IP Design posted Sep 1
- Senior Verification Engineer / Lead Verification Engineer posted Sep 1
- CPU Design Verification Principal Engineer posted Sep 1
- Automotive Module Product Engineer, Senior posted Sep 1
- Automotive Product Engineer, Senior posted Sep 1
- Automotive Product Engineer posted Sep 1
- Staff Engineer – SOC Design Verification posted Aug 31
- Custom CPU Physical Design Engineer (Lead/Staff/Sr Staff) posted Aug 30
- Senior Staff engineer- GPU Power Engineer posted Aug 27
- Staff engineer- GPU Power Engineer posted Aug 27
- Senior Lead RTL/Power Engineer posted Aug 27
- SOC Design - Sr Lead posted Aug 25
- Physical Design Engineer (Multiple levels) posted Aug 25
- WRD(RTL ) Design - Staff/Manager posted Aug 25
- Package Manufacturing Engineer, Senior to Staff Level (Kaohsiung or Taichung) posted Aug 25
- SOC Design Implementation Engineer posted Aug 24
- Wireless R&D IP Verification Engineer, Senior Staff posted Aug 24
- RFFE Testing Engineer posted Aug 22
- NPI Product Quality and Return Material Authorization (RMA), Sr. Staff Engineer / Manager posted Aug 21
- Staff NPU STA/Timing Engineer posted Aug 20
- Product Test Development Engineer, Senior (QFPROM) posted Aug 20
- SerDes High Speed IP ATE Test Development & Characterization Engineer posted Aug 20
- Staff Signal Integrity Engineer posted Aug 19
- Staff Signal Integrity Engineer posted Aug 19
- RTL Design(Security)-Staff posted Aug 19
- DFT Engineer - Multiple Levels posted Aug 18
- Senior Lead Physical Design Engineer-CPU posted Aug 17
- Gen AI / ML/Data Analytics Director, Engineering (Zhubei) posted Aug 17
- RTL Design Engineer, Sr Lead posted Aug 12
- RTL Design Engineer, Sr Lead posted Aug 12
- RF Product and Test Engineer, Staff posted Aug 12
- CPU RTL Power Engineer (Senior/Lead/Staff) posted Aug 12
- CPU RTL Power Engineer (Sr Staff/Principal) posted Aug 12
- Physical Design- Sr Staff Engineer posted Aug 10
- CPU Physical Design Engineer posted Aug 10
- CPU STA/Timing Engineer (Lead/Staff/Sr Staff) posted Aug 10
- USB-Design Verification Senior Engineer posted Aug 7
- Silicon Test Engineer, Senior posted Aug 7
- CPU PDN & EM/IR Sign-Off Engineer (Lead/Staff) posted Aug 7
- Core CPU Physical Design Engineer (Lead/Staff/Sr Staff) posted Aug 6
- Staff Engineer EM/IR posted Aug 5
- Physical Design , Principal Engineer/Director, (Custom Silicon Group) posted Aug 5
- RTL Design (Infra/NOC/SMMU/DDR/Peripherals) posted Aug 5
- RTL Design(Audio) - Sr Lead posted Aug 4
- RTL (NOC)Design -Sr Lead/Staff posted Aug 4
- Staff/Sr Staff/Principal Engineer - Yield & Diagnostics Engineering posted Aug 3
- DFT Engineer posted Jul 31
- Senior Staff Engineer – RV (EM/IR) posted Jul 30
- PDK Extraction Lead Engineer posted Jul 30
- Staff Signal Integrity Engineer posted Jul 29
- RTL(NOC)Design-Sr Lead/Staff posted Jul 29
- Product Development & Test Engineer, Mixed Signal IC posted Jul 28
- CAD RTL/DV Infrastructure Engineer, Staff posted Jul 27
- Senior Staff Verification Engineer - Video posted Jul 27
- NOC Design Verification Engineers (Engineer/Sr Engineer) posted Jul 24
- CAD Front End CPU Methodology and Automation Engineer, Sr Staff posted Jul 24
- Staff System Modelling Engineer posted Jul 21
- Synthesis Engineer, Lead/Staff/Sr Staff posted Jul 17
- Design Implementation Synthesis Engineer, Staff / Sr Staff posted Jul 17
- Peripherals Design Verification -Sr Staff Engineer posted Jul 16
- RTL Design (Director) posted Jul 16
- NoC (RTL) Design-Sr Lead/Staff/Sr Staff posted Jul 16
- RTL Design(Peripheral)-Sr Staff posted Jul 15
- Sr Lead Engineer - GPU PostSi Validation posted Jul 15
- SoC Thermal Engineer posted Jul 15
- Senior Product Test Engineer – Digital / ATE (SoC) posted Jul 14
- STA Engineer posted Jul 14
- IP/SoC Design - Sr Engineer/Lead posted Jul 10
- IP Design Verification Engineer posted Jul 10
- Digital Product and Test Development Engineer, up to Senior posted Jul 10
- Machine Learning & Generative AI Engineer, up to Staff posted Jul 10
- Baseband Design Engineer, Senior posted Jul 9
- Baseband Design Engineer, Senior posted Jul 9
- RTL Design - Staff engineer posted Jul 8
- New Product Introduction (NPI) and Return Material Authorization (RMA) Engineer posted Jul 8
- Functional Verification Engineer posted Jul 8
- SLT Engineer, Senior posted Jul 7
- DC Char ATE Test Engineer, up to Sr. posted Jul 3
- RFFE Product and Test Engineer (Zhubei) posted Jul 2
- Technical Lead – AI Systems & Architecture posted Jul 1
- RTL Design -Director(SOC Lead) posted Jul 1
- Lead Architect – AI Platforms & Distributed Systems posted Jul 1
- SoC RTL Design- Staff Engineer posted Jun 29
- Senior Engineer - Diagnostics Execution & Integration posted Jun 28
- RTL Design (NOC/Interconnect) -Staff posted Jun 26
- Silicon Test Engineer (Digital) posted Jun 26
- Design Implementation - Synthesis, Sr Staff Engineer posted Jun 25
- RTL Design - SrLead/Sr Staff posted Jun 25
- Director - Design Manager posted Jun 24
- Sr Engineer/ Lead Sr Enginner, Data Analytics and ML Model Development posted Jun 17
- Engineer/ Sr Engineer/ Lead Sr Enginner, AI Platform Development posted Jun 17
- Digital Product Engineer, Senior posted May 29
- RTL Design (GPU)-Sr Lead posted May 29
- CPU RTL Design - Sr Eng/Lead/Staff/Sr Staff posted May 21
- Silicon Test Engineer (Digital) - Multiple Levels posted May 11
- ADT System Level Test Engineer, up to Sr. posted Apr 21
- 【Taiwan】APAC Digital SOC Test Engineer-Integration/Structural/ATPG/SCAN/MBIST posted Apr 17
- Senior Digital Test Engineer-SCAN/MBIST (Zhubei) posted Apr 10
- RF Test Engineer posted Mar 31
- RTL Design -Staff/Sr Staff posted Mar 25
- System Level Test Engineer, Sr. posted Mar 25
- PMIC Product Test Engineer, Sr. posted Mar 24
- NPU/AI Processor Architecture (RTL) design- Staff/Sr Staff posted Mar 11
- Design Verification Architect (Sr staff or above) posted Mar 6
- CPU STA - Sr/Lead/Staff/Sr Staff Engineer posted Mar 4
- CPU Architecture Validation Infrastructure Engineer posted Feb 27
- SMMU Senior Lead Design Verification Engineer posted Feb 27
- Wireless R&D IP Verification Staff/Sr Staff Engineer posted Feb 27
- Wireless R&D IP Verification Sr Lead/Sr Engineer/Engineer posted Feb 27
- WIFI PHY Senior Design Verification Engineer posted Feb 27
- Peripherals Design Verification -Sr Staff Engineer posted Feb 18
- OS Stack Bring-up & Development Engineer (Staff/Sr Staff) posted Feb 2
- Design (WLAN ) posted Jan 6
- Hardware Engineer, Senior posted Dec 18
- RTL Design(Turing-AI/ML)-Sr Engineer/Sr Lead posted Nov 10
- Modem design/RTL (Sr Staff) posted Nov 7
- (Structural ATPG) APAC Digital SOC Test Engineer posted Oct 26
From the team and dates on Qualcomm's own job board.
Similar jobs
- FPGA Engineer - Chip Design at Weekday AI
Shares 3 skills: Perl, FPGA, Python · same country - Lead FPGA Firmware Engineer at GE Vernova
Shares 3 skills: Perl, FPGA, Python · Lead level · same city - Design Verification Engineer- Senior / Principal at Microsoft
Shares 2 skills: Perl, Python · same country - Senior Emulation Engineer at EnCharge AI
Shares 3 skills: Perl, FPGA, Python · same country - Senior Staff Digital Design Engineer - Audio DSP Algorithm at Syntiant
Shares 2 skills: Perl, Python - ASIC Design Senior Staff Engineer at Qualcomm
Also at this company
More jobs like this
COMPANYJobs at Qualcomm 1,588
Is this your posting? Email info@careerholo.com to have it removed.