Principal D2D SerDes & Analog Layout Design Engineer
- Salary
- $142,800 - $274,800 per year
- Level
- Principal
- Work type
- On-site · California
Not stated in the posting: visa.
Open. First seen 4 November 2026.
About the role
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s Intelligent Cloud mission. SCHIE delivers core infrastructure and foundational technologies…
What this role asks for
Particular to this role
ANSYS · Perl
Rare in Microsoft's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Microsoft's other open jobs.
The team: Silicon Engineering HIRES STEADILY
This role is one of 57 open in Silicon Engineering. 48 were posted in the last 30 days and the oldest in June: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Azure (54 of 57), Microsoft 365 (52 of 57), Python (30 of 57), Embedded Systems (19 of 57), Verilog (17 of 57), C++ (15 of 57), Perl (15 of 57)
OTHER ROLES ON THIS TEAM
- Design Verification Engineer posted Nov 4
- Principal DFT Engineer posted Nov 4
- Principal Manager, System Level Test & Manufacturing Engineering posted Nov 4
- Physical Design Engineer II posted Nov 4
- Senior Physical Verification CAD Engineer posted Nov 3
- Design Verification Engineer II posted Nov 2
- Principal Validation Engineer posted Oct 30
- Principal Test Engineer posted Oct 30
- Senior Logic Design Engineer posted Oct 28
- Senior Security IP Engineer posted Oct 28
- Principal Product Engineer posted Oct 27
- Senior SoC HW Analog/Functional Validation Engineer posted Oct 26
- Principal SoC HW Analog/Functional Validation Engineer posted Oct 26
- Principal Package Engineer posted Oct 26
- Senior CAD Software Engineer posted Oct 26
- Principal Silicon Engineer posted Oct 23
- Principal Silicon Security Architect posted Oct 23
- Design Verification Engineer- Senior / Principal posted Oct 23
- Senior SOC Verification Engineer posted Oct 23
- Senior Physical Design Engineer posted Oct 22
- Senior SoC HW (Power & Performance) Validation Engineer posted Oct 21
- Senior Principal Power Management Architect posted Oct 21
- Logic Design Engineer posted Oct 21
- Senior Physical Design Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- Senior Silicon Engineer posted Oct 20
- Principal Design Verification Engineer posted Oct 20
- Principal Silicon Design Verification Engineer posted Oct 20
- SoC Hardware (Power Management) Validation Engineer posted Oct 19
- Senior Supply Chain Engineer posted Oct 16
- Senior Logic Design Engineer posted Oct 16
- Senior Design Verification Engineer posted Oct 16
- Senior Design Verification Engineer - Fabric Interconnect posted Oct 15
- Design Verification Engineer - Fabric Interconnect posted Oct 15
- Principal Formal Design Verification Engineer posted Oct 15
- Silicon Physical Design CAD Engineer posted Oct 15
- Senior SOC Integration Engineer posted Oct 14
- Principal SOC Performance Verification Engineer posted Oct 14
- Senior FPGA/Silicon Design Engineer posted Oct 13
- Director of Package Design posted Oct 13
- Senior Silicon CAD Software Engineer posted Oct 13
- Test Engineer (Silicon Engineering) posted Oct 13
- Design Verification Engineer posted Oct 12
- Senior Packaging Engineer posted Oct 12
- Silicon Debug Engineer posted Oct 12
- Signal and Power Integrity Engineer posted Oct 8
- Principal Silicon Design Verification Manager posted Oct 6
- Design Verification Engineer - DDR Memory Subsystem posted Sep 30
- Physical Design Engineer II posted Sep 30
- Senior Physical Design Engineer posted Sep 18
- SoC HW (Digital, Analog or PnP) Validation Engineer posted Sep 10
- Principal Physical Design Engineer posted Sep 7
- Principal Silicon Engineer posted Sep 5
- Director, Silicon Physical Design CAD posted Aug 5
- Principal Silicon Systems Architect posted Jul 28
- Principal Signal and Power Integrity Engineer posted Jun 2
From the team and dates on Microsoft's own job board.
Similar jobs
- Hardware System Design Engineer, Senior or Staff at Qualcomm
Shares 3 skills: Perl, ANSYS, Python · Staff level · same country - Sr. Staff / Principal Physical Design Engineer at SK hynix memory solutions America Inc.
Shares 3 skills: Perl, ANSYS, Python · Staff level · same country - Principal PCS/PMA RTL Design Engineer at Astera Labs
Shares 2 skills: Perl, Python · Staff level · same country - Thermal Design Engineer II / Senior Thermal Design Engineer at Nitricity
Shares 2 skills: ANSYS, Python · same country - Senior HPC Architect / HPC Program Lead at Applied Materials
Shares 3 skills: ANSYS, Azure, Python · same country - Cloud Solution Architect Skilling & Enablement Lead at Microsoft
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.