Standard Cell Design Methodology & Flow Engineer
- Salary
- $166,600 - $296,000
- Level
- Senior
Not stated in the posting: work type, visa.
Open. First seen 2 October 2026.
About the role
Do you have passion to join a world-class Digital Design Engineering group and take imaginative and revolutionary ideas and determine how to turn them into reality! You will apply engineering fundamentals and start from scratch if needed, bringing forward-thinking and…
What this role asks for
Particular to this role
VHDL · Verilog
Rare in Apple's other 299 open postings.
Standard for software engineering roles
Python
Common in software engineering postings at any company.
Compared with Apple's other open jobs.
Other openings for this role
2 open postings for this role in San Diego, CA, first posted 20 September 2026. The company is likely hiring for more than one position. None has been taken down and posted again.
- 2 October 2026 – open (this posting)
- 20 September 2026 – open
Similar jobs
- ASICS Design Verification Engineer-Senior at Qualcomm
Shares 4 skills: VHDL, Perl, Verilog… · Senior level · same city - Senior FPGA Design Engineer at HPR
Shares 4 skills: VHDL, Perl, Verilog… · Senior level · same country - Sr. Staff/Principal Engineer, Digital Design (San Diego) at InnoPhase IoT
Shares 4 skills: VHDL, Perl, Verilog… · same city - Principal Design Verification Engineer at Microsoft
Shares 4 skills: VHDL, Perl, Verilog… · same country - Sr./Staff /Sr. Staff Engineer, IP Design (ASIC) at SK hynix memory solutions America Inc.
Shares 4 skills: Perl, Verilog, Machine Learning… · same country - Product Quality Manager - iPhone at Apple
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.