Hardware Engineer, Analog Design
- Salary
- $200K - $400K
- Level
- Mid
- Work type
- On-site · Mountain View
Not stated in the posting: visa.
Open. First seen 21 October 2026.
About the role
Normal Computing Corporation's standard text
Normal Computing | Build with Us
Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London.
The Role
As an Analog Hardware Engineer, you will build the core mixed-signal technology powering our unconventional computing architecture.
You will design unique analog circuits, creating library cells as well as macros, to support a unique computational architecture. Working alongside silicon architecture, digital, and layout teams, you will own the end-to-end analog development from clean-sheet circuit design through parasitic extraction and silicon bring-up to unlock unprecedented throughput-per-watt.
What You Will Own
- Analog design flow methodology: establish the analog design flow methodology, including EDA tool acquisition
- Analog design development: analyze and develop analog circuits (AMS), developing specifications, creating schematic-level design, circuit simulation and verification, integration with digital design and simulation (mixed-signal simulation), timing, power, and design rule closure, and tapeout.
- Acquisition: Direct specification and acquisition of analog IP for use in Normal Silicon
- Direct EDA tool development: assist in direction of internal EDA tool development to support analog designs, for both cell and library creation as well as circuits
- Evaluate designs: Evaluation of custom memory designs, including SRAM, DRAM, and CIM architectures
What Makes You a Great Fit
- Developed analog IP from spec to GDSII in modern technologies, taped out and brought up.
- Worked on analog cell library development
- Fluent in the Cadence flow: Virtuoso, Spectre, Assembler, Extraction, Layout, HSMC, Characterization
- Deep understanding of noise and variation and their impacts on silicon performance and reliability
Bonus Points
- Lead, taped out, brought up AMS silicon
- Experienced and comfortable in a chip measurement environment for debug and characterization
- Have used AI and/or scripting languages (i.e. Python, Perl) to automate design flows and data post-processing
Normal Computing Corporation's standard text
Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.
What this role asks for
Particular to this role
Perl
Rare in Normal Computing Corporation's other 26 open postings.
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
59% of this description is written for the role. The rest is Normal Computing Corporation's standard text, folded away below.
Compared with Normal Computing Corporation's other open jobs.
The team: Silicon Chip / ASIC HIRES STEADILY
This role is one of 7 open in Silicon Chip / ASIC. 4 were posted in the last 30 days and the oldest in July: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
FPGA (4 of 7), Python (4 of 7), LLM (3 of 7), Perl (3 of 7), Verilog (3 of 7)
OTHER ROLES ON THIS TEAM
- Firmware Engineer posted Oct 22
- Hardware Engineer, DFT posted Oct 22
- Hardware Engineer, RTL Lead posted Oct 21
- Hardware Engineer, RTL posted Aug 10
- Hardware Engineer, PCB posted Jul 29
- Hardware Engineer, Design Verification posted Jul 15
From the team and dates on Normal Computing Corporation's own job board.
Similar jobs
- Hardware Engineer II - Design Verification at HPR
Shares 2 skills: Perl, Python · same seniority · same country - SoC Systems & Infrastructure Engineer (Design • Validation • Debug • FPGA • Emulation • Software) at Qualcomm
Shares 2 skills: Perl, Python · same seniority · same country - Design Verification Engineer at Microsoft
Shares 2 skills: Perl, Python · same seniority · same country - Unix Engineering/System Administration at M9 Solutions
Shares 2 skills: Perl, Python · same seniority · same country - Cyber Security Project Engineer - TS/SCI FSPG at Tesla Laboratories. Inc.
Shares 2 skills: Perl, Python · same seniority · same country - AI Research Resident (Algorithms Codesign) at Normal Computing Corporation
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.