Hardware Engineer, Design Verification
- Salary
- $200K - $400K
- Level
- Senior
- Work type
- On-site · New York
Not stated in the posting: visa.
Open. First seen 2 October 2026.
About the role
Normal Computing Corporation's standard text
Normal Computing | Build with Us
Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London.
The Role
As a Design Verification Engineer at Normal, you will verify our own physics-inspired ASICs on the road to tapeout, and help set the bar for the AI-assisted verification flows we are building for ourselves. The through-line is your DV expertise, applied to silicon that computes differently than anything you've verified before, and to the AI that is changing how verification gets done. This is a seat for a verification engineer who wants their craft to compound rather than repeat.
What You Will Own
- Thermodynamic ASIC Verification: Own design verification for Normal's internal silicon: testbench environments, assertions, and coverage from design documents through functional coverage and closure, supporting the program to tapeout.
- AI-Assisted Verification: Review AI-generated verification collateral and help define what good looks like, so the tools the team builds raise the bar rather than lower it.
- Tooling: Set up and evaluate EDA tools, ensuring usability and effective deployment on shared computing resources internally.
What Makes You a Great Fit
- 5+ years of experience in digital verification at a major semiconductor or EDA tool company
- Advanced proficiency in SystemVerilog, UVM methodology, and EDA verification tools (vManager, Xcelium, Jasper), with strong Python or Perl scripting
- Proven expertise in end-to-end design verification, including test plan creation, stimulus generation, and feature extraction
- Excellent written and spoken communication skills: you can hold the room in a design review as credibly as you hold a debug session
Bonus Points
- Hands-on use of LLMs or agentic tools in verification workflows
- Exposure to analog, mixed-signal, or unconventional compute verification
Normal Computing Corporation's standard text
Equal Employment Opportunity Statement
Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.
Accessibility Accommodations
Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at accommodations@normalcomputing.com.
Privacy Notice
By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice.
What this role asks for
Particular to this role
Perl
Rare in Normal Computing Corporation's other 26 open postings.
Standard for embedded / hardware roles
Python
Common in embedded / hardware postings at any company.
59% of this description is written for the role. The rest is Normal Computing Corporation's standard text, folded away below.
Compared with Normal Computing Corporation's other open jobs.
The team: Silicon Chip / ASIC HIRES STEADILY
This role is one of 7 open in Silicon Chip / ASIC. 4 were posted in the last 30 days and the oldest in July: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
FPGA (4 of 7), Python (4 of 7), LLM (3 of 7), Perl (3 of 7), Verilog (3 of 7)
OTHER ROLES ON THIS TEAM
- Hardware Engineer, Analog Design posted Oct 29
- Firmware Engineer posted Oct 22
- Hardware Engineer, DFT posted Oct 22
- Hardware Engineer, RTL Lead posted Oct 21
- Hardware Engineer, RTL posted Aug 10
- Hardware Engineer, PCB posted Jul 29
From the team and dates on Normal Computing Corporation's own job board.
Similar jobs
- Senior ASIC Design Verification Engineer at Palo Alto Networks
Shares 4 skills: Perl, Verilog, LLM… · Senior level · same country - Hardware Engineer II - Design Verification at HPR
Shares 3 skills: Perl, Verilog, Python · same country - Modem Hardware Design Verification Engineer – AI Driven Next Gen Modem Hardware Development, Staff at Qualcomm
Shares 3 skills: Perl, Verilog, Python · same country - Design Verification Engineer at Microsoft
Shares 3 skills: Perl, Verilog, Python · same country - Principal Design Verification Engineer- SerDes/PHY IP at Astera Labs
Shares 3 skills: Perl, Verilog, Python · same country - AI Research Resident (Algorithms Codesign) at Normal Computing Corporation
Also at this company
More jobs like this
Is this your posting? Email info@careerholo.com to have it removed.