Senior Silicon Photonics Test Engineer (NPI)
- Level
- Senior
Not stated in the posting: salary, work type, visa.
Open. First seen 2 October 2026.
About the role
About LUMILENS
Lumilens's standard text
At Lumilens we are building the critical photonics infrastructure that powers tomorrow’s AI supercomputing. From chip-to-chip optical interconnects to scalable photonic engines, Lumilens is unlocking a new era of computing - faster, cooler, and massively more efficient.
We’re a well-funded startup backed by Mayfield and led by veterans who’ve built and scaled some of the most transformative technologies in the industry. At Lumilens, we’re developing high-speed photonics products purpose-built to power the future of AI infrastructure and high-performance computing.
This isn’t incremental innovation, it’s a ground-floor opportunity to rethink the optical layer from the silicon up. You’ll work alongside a team of world-class engineers solving some of the hardest challenges in scaling optical systems. If you're looking for mission, momentum, and the chance to make an outsized impact, jump on the rocket ship. We’re just getting started.
Job Summary
Senior Silicon Photonics Test Engineer to lead the development of wafer-level test solutions for Near-Package Optics (NPO) and Co-Packaged Optics (CPO) products from the New Product Introduction (NPI) stage through to high-volume production. This role owns the full lifecycle of test development — from architecting wafer-level testers for photonic ICs (PICs) and their integration with switch/ASIC dies, through NPI validation, production transfer, and ongoing engineering support to ensure sustained yield and quality in high-volume manufacturing.
Key Responsibilities
- Own and lead the full NPI cycle for silicon photonics wafer level opto-electrical test; design, develop, and qualify wafer-level test systems/testers for NPO/CPO silicon photonics products.
- Own and lead the tester RFQ process; develop test hardware (wafer probers, optical probe/alignment fixtures, edge/grating coupler interfaces, RF probe cards) and software (automated test sequences, data acquisition, high-speed BERT/PAM4 test integration).
- Lead the transfer of wafer-level test platforms from NPI to mass production, ensuring test repeatability, throughput, optical alignment stability, and reliability targets are met at volume.
- Develop and document test process flows, work instructions, and training materials for production operators/technicians on optical probing and alignment procedures.
- Partner with manufacturing, quality, and equipment vendors to qualify wafer-level testers and optical probers on the production floor.
- Provide ongoing engineering support to resolve test-related yield, throughput, or equipment issues in NPO/CPO production.
Requirements
- Bachelor’s degree or higher in Electrical Engineering, Optical Engineering, Photonics, Physics, or related field.
- 5+ years of experience in semiconductor or silicon photonics test engineering, with hands-on wafer-level test development experience.
- Proven track record of taking a test platform from NPI through production transfer at volume.
- Experience with wafer-level optical probing/alignment systems (active alignment, fiber array probing) and automated test equipment (ATE).
- Familiarity with high-speed electrical test (SerDes, PAM4/NRZ, BERT) relevant to co-packaged optics electrical interfaces.
- Familiarity with electro-optical measurement instruments (optical power meters, tunable lasers, source meters, network/spectrum analyzers, BERT).
- Working knowledge of DOE, SPC, Gauge R&R, and yield/binning analysis methodologies.
- Understanding of silicon photonics PIC characterization is a plus.
- Understanding of CPO/NPO packaging architecture (die-to-package interconnect, thermal/optical co-design constraints), prior experience with relevant products is a plus.
What this role asks for
92% of this description is written for the role. The rest is Lumilens's standard text, folded away below.
Read against Lumilens's other open postings on this site.
The team: Engineering HIRES STEADILY
This role is one of 41 open in Engineering. 3 were posted in the last 30 days and the oldest in September: a team that hires all year rather than one being built.
WHAT THE TEAM WORKS WITH, ACROSS ITS POSTINGS
Python (18 of 41), Embedded Systems (9 of 41), C++ (7 of 41), Test Automation (7 of 41), C (5 of 41), Linux (5 of 41), Perl (4 of 41)
OTHER ROLES ON THIS TEAM
- Analog and Mixed Signal Layout Engineer posted Oct 7
- Senior/Staff/Principal IC Layout Engineer – Optical Engine Silicon posted Sep 24
- IC Layout Engineer – Optical Engine Silicon posted Sep 24
- Senior / Staff ATE Test Engineer – Optical Transceiver Silicon posted Sep 16
- ATE Test Engineer – Optical Transceiver Silicon posted Sep 16
- Active Alignment & NPI Process Development Engineer posted Sep 9
- Senior/ Staff NPI Wafer Bumping/Fan-Out Process Engineer posted Sep 7
- DSP Engineer posted Aug 31
- Silicon Photonic Engineer posted Aug 28
- Silicon Test Engineer posted Aug 5
- Senior Director, Hardware Engineering posted Jul 31
- Staff Silicon Photonics Test Engineer posted Jul 23
- Senior Silicon Photonics Test Engineer posted Jul 23
- Senior Manager, Silicon Photonics Testing and Packaging posted Jul 20
- Senior Silicon Photonics Engineer posted Jul 15
- Sr. Physical Design Engineer posted Jul 10
- IC Design Verification Engineer posted Jul 6
- IC/RTL Design Engineer posted Jul 6
- Principal Engineer Silicon Photonics posted Jun 25
- Modelling Lead (SystemC / Virtual-Platform Architect) posted Jun 24
- Modelling Lead (SystemC / Virtual-Platform Architect) posted Jun 24
- RTL Design Lead/IC Front-End Architect/Datapath Lead posted Jun 24
- RTL Design Lead/IC Front-End Architect/Datapath Lead posted Jun 24
- Optical Systems Engineer Lead posted Jun 18
- Power Integrity Engineer-Silicon posted Jun 17
- Hardware Test Engineer posted Jun 17
- Principal Mechanical Engineer posted Jun 12
- Silicon Test Engineer posted May 29
- Silicon Photonic Engineer (CPO) posted May 20
- Senior Technical Program Manager (Silicon) posted May 7
- Senior Staff Software Engineer (MES & Distribution Systems) posted Apr 17
- Director of Silicon Test Engineering posted Mar 23
- Optical Test Engineer posted Mar 22
- Advanced Package Technology Principal Engineer posted Mar 22
- IC Package FEA Engineer posted Mar 22
- Senior Signal Integrity Engineer posted Feb 4
- Signal Integrity Engineer-1.6 OSFP Board Design posted Feb 4
- Senior/Principal Analog & Mixed Signal Design Engineers posted Dec 29
- Senior Software Test Automation Engineer posted Sep 25
- Systems Applications Engineer - Optical posted Sep 1
From the team and dates on Lumilens's own job board.
Similar jobs
- Senior/Staff Process Engineer (Wafer Dicing & Back-grind) at Lumilens
Also at this company - Analog and Mixed Signal Layout Engineer at Lumilens
Also at this company - Network Engineer at Lumilens
Also at this company - Senior/Staff/Principal IC Layout Engineer – Optical Engine Silicon at Lumilens
Also at this company - IC Layout Engineer – Optical Engine Silicon at Lumilens
Also at this company - Associate Failure Analysis Engineer at Lumilens
Also at this company
Is this your posting and you want it taken down? Email info@careerholo.com.